The Design of a Hierarchical Circuit-Level Simulator


(1984) The Design of a Hierarchical Circuit-Level Simulator. Electronic Design Automation, Warwick, IEE.

Download

[img] PDF
Download (4054Kb)
Item Type: Conference or Workshop Item (UNSPECIFIED)
Additional Information: Event Dates: March 1984
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > EEE
ePrint ID: 257684
Date Deposited: 17 Jun 2003
Last Modified: 27 Mar 2014 19:59
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/257684

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics