Impact of strain on the design of low-power high-speed circuits
Impact of strain on the design of low-power high-speed circuits
In this article, we explore the impact of strain on circuit performance when strained silicon (s-Si) devices are used for designing low-power high-speed circuits. Emphasis has been given on the evaluation of noise characteristics and low-power performance along with the delay characteristics under different channel straining conditions. An inverter circuit has been used for performance evaluation through simulation where the device simulator is calibrated with experimental device data. The result shows a great promise for s-Si technology in digital applications which require high throughput and low power.
Low power, Strained Silicon
Ramkrishnan, Hiran
efb6511b-a42a-472d-b042-05887155f91d
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Chattopadhyay, Sanatan
027d649f-07a2-41ac-8902-a71f74ec75cf
Yakovlev, Alex
d6c94911-c126-4cb7-8f92-d71a898ebbb2
O'Neill, Anthony
20c8b9f6-211a-4657-8f35-c9463ae6b48e
2007
Ramkrishnan, Hiran
efb6511b-a42a-472d-b042-05887155f91d
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Chattopadhyay, Sanatan
027d649f-07a2-41ac-8902-a71f74ec75cf
Yakovlev, Alex
d6c94911-c126-4cb7-8f92-d71a898ebbb2
O'Neill, Anthony
20c8b9f6-211a-4657-8f35-c9463ae6b48e
Ramkrishnan, Hiran, Maharatna, Koushik, Chattopadhyay, Sanatan, Yakovlev, Alex and O'Neill, Anthony
(2007)
Impact of strain on the design of low-power high-speed circuits.
IEEE International Symposium on Circuits and Systems, New Orleans.
Record type:
Conference or Workshop Item
(Paper)
Abstract
In this article, we explore the impact of strain on circuit performance when strained silicon (s-Si) devices are used for designing low-power high-speed circuits. Emphasis has been given on the evaluation of noise characteristics and low-power performance along with the delay characteristics under different channel straining conditions. An inverter circuit has been used for performance evaluation through simulation where the device simulator is calibrated with experimental device data. The result shows a great promise for s-Si technology in digital applications which require high throughput and low power.
Text
RamakrishnanH_ISCAS2007.pdf
- Other
More information
Published date: 2007
Venue - Dates:
IEEE International Symposium on Circuits and Systems, New Orleans, 2007-01-01
Keywords:
Low power, Strained Silicon
Organisations:
Electronic & Software Systems
Identifiers
Local EPrints ID: 263529
URI: http://eprints.soton.ac.uk/id/eprint/263529
PURE UUID: 4dd6138d-175a-4389-8ae0-1027f739a8ce
Catalogue record
Date deposited: 19 Feb 2007
Last modified: 14 Mar 2024 07:34
Export record
Contributors
Author:
Hiran Ramkrishnan
Author:
Koushik Maharatna
Author:
Sanatan Chattopadhyay
Author:
Alex Yakovlev
Author:
Anthony O'Neill
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics