Bottom-up fabrication of Si nanodot transistors usign the nc-Si dots solution


Yamahata, G., Tanaka, A., Kawata, Y., Tsuchiya, Yoshishige, Saito, S., Arai, T., Mizuta, Hiroshi and Oda, S. (2005) Bottom-up fabrication of Si nanodot transistors usign the nc-Si dots solution. At IEEE Silicon Nanoelectronics Workshop, Kyoto,

Download

[img] PDF
Download (719Kb)
Item Type: Conference or Workshop Item (Poster)
Additional Information: Event Dates: June 2005
Divisions: Faculty of Physical and Applied Science > Electronics and Computer Science > NANO
Item ID: 266321
Date Deposited: 23 Jul 2008 11:33
Last Modified: 02 Mar 2012 11:40
Contributors: Yamahata, G. (Author)
Tanaka, A. (Author)
Kawata, Y. (Author)
Tsuchiya, Yoshishige (Author)
Saito, S. (Author)
Arai, T. (Author)
Mizuta, Hiroshi (Author)
Oda, S. (Author)
Date: June 2005
Additional Information: Event Dates: June 2005
Status: Published
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/266321

Actions (login required)

View Item View Item