Design of New Logic Architectures Utilizing Optimized Suspended-Gate Single-Electron Transistors


Pruvost, B, Uchida, K, Mizuta, Hiroshi and Oda, S (2009) Design of New Logic Architectures Utilizing Optimized Suspended-Gate Single-Electron Transistors. IEEE Transactions on Nanotechnology

Download

[img] PDF
Download (1028Kb)
Item Type: Article
Divisions: Faculty of Physical Sciences and Engineering > Electronics and Computer Science > NANO
ePrint ID: 267766
Date Deposited: 10 Aug 2009 11:52
Last Modified: 27 Mar 2014 20:14
Further Information:Google Scholar
ISI Citation Count:0
URI: http://eprints.soton.ac.uk/id/eprint/267766

Actions (login required)

View Item View Item

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics