Effect of Variability in SWCNT-Based Logic Gates
Shahidipour, Hamed, Ahmadi, Arash and Maharatna, Koushik (2009) Effect of Variability in SWCNT-Based Logic Gates. At International Symposium on Integrated Circuits (ISIC2009), IEEE.
Download
![[img]](http://eprints.soton.ac.uk/style/images/fileicons/application_pdf.png) |
PDF
- Accepted Version
Download (617Kb) |
Description/Abstract
This work is concerned with Carbon Nanotube diameter variations and the resulting uncertainties on the behavior of logic gates made from Single Walled Carbon Nanotubes (SWCNTs). Monte Carlo simulations were performed for logic gates based on CNTs of different mean diameters using the Stanford CNFET model. Delay characteristics of logic gates (NOT, NAND, NOR) are studied. This work reveals that logic gates employing SWCNTs with mean diameters greater than about 1.2 nm, show less variation in their timing characteristics, provided that a CNT diameter standard deviation of less than 0.1nm can be guaranteed by a technology process.
| Item Type: | Conference or Workshop Item (Speech) |
|---|---|
| Additional Information: | Event Dates: 16/12/2009 |
| Divisions: | Faculty of Physical Sciences and Engineering > Electronics and Computer Science > Electronic & Software Systems |
| Item ID: | 267985 |
| Date Deposited: | 01 Oct 2009 18:42 |
| Last Modified: | 27 May 2013 01:13 |
| Contributors: | Shahidipour, Hamed (Author) Ahmadi, Arash (Author) Maharatna, Koushik (Author) |
| Date: | December 2009 |
| Additional Information: | Event Dates: 16/12/2009 |
| Status: | Published |
| Publisher: | IEEE |
| Further Information: | Google Scholar |
| ISI Citation Count: | 0 |
| URI: | http://eprints.soton.ac.uk/id/eprint/267985 |
Actions (login required)
 |
View Item |
