Behavioral fault modeling and simulation using VHDL-AMS to speed-up analog fault simulation
Behavioral fault modeling and simulation using VHDL-AMS to speed-up analog fault simulation
One of the main requirements for generating test patterns for analog and mixed-signal circuits is fast fault simulation. Analog fault simulation is much slower than the digital equivalent. This is due to the fact that digital circuit simulators use less complex algorithms compared with transistor-level simulators. Two of the techniques to speed up analog fault simulation are: fault dropping/collapsing, in which faults that have similar circuit responses compared with the fault-free circuit response and/or with another faulty circuit response are considered equivalent; and behavioral/macro modeling, whereby parts of the circuit are modeled at a more abstract level, therefore reducing the complexity and the simulation time. This paper discusses behavioral fault modeling to speed-up fault simulation for analog circuits.
behavioural fault modelling macro modelling analogue fault simulation VHDL-AMS
177-190
Kilic, Y
18a56bab-203e-43d0-af64-7e4c18f23ac6
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
May 2004
Kilic, Y
18a56bab-203e-43d0-af64-7e4c18f23ac6
Zwolinski, M
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Kilic, Y and Zwolinski, M
(2004)
Behavioral fault modeling and simulation using VHDL-AMS to speed-up analog fault simulation.
Analog Integrated Circuits and Signal Processing, 39 (2), .
Abstract
One of the main requirements for generating test patterns for analog and mixed-signal circuits is fast fault simulation. Analog fault simulation is much slower than the digital equivalent. This is due to the fact that digital circuit simulators use less complex algorithms compared with transistor-level simulators. Two of the techniques to speed up analog fault simulation are: fault dropping/collapsing, in which faults that have similar circuit responses compared with the fault-free circuit response and/or with another faulty circuit response are considered equivalent; and behavioral/macro modeling, whereby parts of the circuit are modeled at a more abstract level, therefore reducing the complexity and the simulation time. This paper discusses behavioral fault modeling to speed-up fault simulation for analog circuits.
Text
5268694-KILIC.pdf
- Other
More information
Published date: May 2004
Keywords:
behavioural fault modelling macro modelling analogue fault simulation VHDL-AMS
Organisations:
EEE
Identifiers
Local EPrints ID: 259464
URI: http://eprints.soton.ac.uk/id/eprint/259464
PURE UUID: b6504dd0-4a4d-48d0-816c-aac20039ad94
Catalogue record
Date deposited: 15 Jun 2004
Last modified: 15 Mar 2024 02:39
Export record
Contributors
Author:
Y Kilic
Author:
M Zwolinski
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics