A lock-step synchronization algorithm for logic simulation in a multi-solver environment
A lock-step synchronization algorithm for logic simulation in a multi-solver environment
Kazmierski, T. J.
a97d7958-40c3-413f-924d-84545216092a
Wang, X.
976221d1-3004-409c-8640-715bedfc5d15
Mrcarica, Z.
43bc68a3-c5ea-490b-95e2-c1cf4d21f8a9
October 1994
Kazmierski, T. J.
a97d7958-40c3-413f-924d-84545216092a
Wang, X.
976221d1-3004-409c-8640-715bedfc5d15
Mrcarica, Z.
43bc68a3-c5ea-490b-95e2-c1cf4d21f8a9
Kazmierski, T. J., Wang, X. and Mrcarica, Z.
(1994)
A lock-step synchronization algorithm for logic simulation in a multi-solver environment.
Proc. ASIC'94 Conf., Bejing.
Record type:
Conference or Workshop Item
(Other)
More information
Published date: October 1994
Venue - Dates:
Proc. ASIC'94 Conf., Bejing, 1994-10-01
Organisations:
EEE
Identifiers
Local EPrints ID: 256525
URI: http://eprints.soton.ac.uk/id/eprint/256525
PURE UUID: f63647cd-41e2-40e9-a31c-10dc448bb7d3
Catalogue record
Date deposited: 25 Apr 2002
Last modified: 14 Mar 2024 05:45
Export record
Contributors
Author:
T. J. Kazmierski
Author:
X. Wang
Author:
Z. Mrcarica
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics