CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance.


Kunz, V D, de Groot, C H, Gili, E, Uchino, T, Hall, S and Ashburn, P (2004) CMOS-compatible vertical MOSFETs and logic gates with reduced parasitic capacitance. At 34th European Solid State Device Research Conference (ESSDERC), Belgium. 21 - 23 Sep 2004. , pp. 221-224.

Download

[img] PDF ESSDERC2004VDKunz.pdf - Other
Download (134kB)
Item Type: Conference or Workshop Item (Other)
Additional Information: Event Dates: 21-23 September
Venue - Dates: 34th European Solid State Device Research Conference (ESSDERC), Belgium, 2004-09-21 - 2004-09-23
Organisations: Nanoelectronics and Nanotechnology
ePrint ID: 260762
Date :
Date Event
September 2004Published
Date Deposited: 14 Apr 2005
Last Modified: 17 Apr 2017 22:09
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/260762

Actions (login required)

View Item View Item