Multi-FPGA Synthesis with Asynchronous Communication Subsystems


Yee, Tack Boon, Zwolinski, Mark and Brown, Andrew D (2005) Multi-FPGA Synthesis with Asynchronous Communication Subsystems At IFIP International Conference on Very Large Scale Integration (VLSI-SOC 2005).

Download

[img] Microsoft Word VLSI-SOC2005.doc - Other
Download (652kB)

Description/Abstract

With the ever-increasing complexity of digital designs, design abstraction has increased from schematic to language-based, and is migrating towards abstract behavioural specifications. Partitioning of the circuit or system into a collection of smaller, manageable components has become a central and critical design task. Asynchronous techniques of data synchronisation between partitioned designs, often in different clock domains, are well-researched areas in low power, and system on chip designs. In this paper, we present a high-level synthesis system that synthesises and generates structural outputs of a multi-FPGA system automatically without any modification of the source HDL code. The targeting of multiple prototyping boards trades off performance for improvement in prototyping time and cost. Optimised asynchronous communications channels with communications cells are inserted automatically to the multi-FPGA implementation during synthesis, synchronising inter-FPGA data packets transferred asynchronously between FPGAs in different clock domains.

Item Type: Conference or Workshop Item (Paper)
Venue - Dates: IFIP International Conference on Very Large Scale Integration (VLSI-SOC 2005), 2005-01-01
Keywords: High-level synthesis, multi-FPGA systems
Organisations: EEE
ePrint ID: 261305
Date :
Date Event
2005Published
Date Deposited: 07 Oct 2005
Last Modified: 17 Apr 2017 21:58
Further Information:Google Scholar
URI: http://eprints.soton.ac.uk/id/eprint/261305

Actions (login required)

View Item View Item