The University of Southampton
University of Southampton Institutional Repository

Effects of neglecting carrier tunneling on electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs

Effects of neglecting carrier tunneling on electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs
Effects of neglecting carrier tunneling on electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs
We investigate the validity of the assumption of neglecting carrier tunneling effects on self-consistent electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs. Comparison between simulated and experimental results shows that for accurate modeling of direct tunneling current, tunneling effects on potential profile need to be considered. The relative error in gate current due to neglecting carrier tunneling is higher at higher gate voltages and increases with decreasing oxide thickness. We also study the direct tunneling gate current in MOSFETs with high- gate dielectrics.
1669-1671
Hakim, MMA
2c4da711-fc01-499f-958a-d453e1e1d720
Haque, A
84bb42e7-f5a1-4e85-8ece-add5dafbe927
Hakim, MMA
2c4da711-fc01-499f-958a-d453e1e1d720
Haque, A
84bb42e7-f5a1-4e85-8ece-add5dafbe927

Hakim, MMA and Haque, A (2002) Effects of neglecting carrier tunneling on electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs. IEEE Transaction on Electron Devices, 49 (9), 1669-1671. (doi:10.1109/TED.2002.802650).

Record type: Article

Abstract

We investigate the validity of the assumption of neglecting carrier tunneling effects on self-consistent electrostatic potential in calculating direct tunneling gate current in deep submicron MOSFETs. Comparison between simulated and experimental results shows that for accurate modeling of direct tunneling current, tunneling effects on potential profile need to be considered. The relative error in gate current due to neglecting carrier tunneling is higher at higher gate voltages and increases with decreasing oxide thickness. We also study the direct tunneling gate current in MOSFETs with high- gate dielectrics.

Text
leakage.pdf - Other
Download (236kB)

More information

Published date: 2002
Organisations: Nanoelectronics and Nanotechnology

Identifiers

Local EPrints ID: 262447
URI: http://eprints.soton.ac.uk/id/eprint/262447
PURE UUID: 2aaf381b-efea-4eaa-b5d5-abc6bf9fdd1e

Catalogue record

Date deposited: 02 May 2006
Last modified: 14 Mar 2024 07:11

Export record

Altmetrics

Contributors

Author: MMA Hakim
Author: A Haque

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×