A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST
A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST
A unified array architecture is described for computation of DFT, DHT, DCT and DST using a modified CORDIC (CoOrdinate Rotation DIgital Computer) arithmetic unit as the basic Processing Element (PE). All these four transforms can be computed by simple rearrangement of input samples. Compared to five other existing architectures, this one has the advantage in speed in terms of latency and throughput. Moreover, the simple local neighborhood interprocessor connections make it convenient for VLSI implementation. The architecture can be extended to compute transformation of longer length by judicially cascading the modules of shorter transformation length which will be suitable for Wafer Scale Integration (WSI). CORDIC is designed using Transmission Gate Logic (TGL) on sea of gates semicustom environment. Simulation results show that this architecture may be a suitable candidate for low power/low voltage applications.
Keyword : VLSI, CORDIC, Wavefront array, DFT, DHT, DCT, DST.
1813-1822
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Dhar, Anindya Sunder
b47b200f-a8f2-49bd-89e3-9b4988b22a03
Banerjee, Swapna
0e62324f-d76b-4242-9044-380e4a865adb
2001
Maharatna, Koushik
93bef0a2-e011-4622-8c56-5447da4cd5dd
Dhar, Anindya Sunder
b47b200f-a8f2-49bd-89e3-9b4988b22a03
Banerjee, Swapna
0e62324f-d76b-4242-9044-380e4a865adb
Maharatna, Koushik, Dhar, Anindya Sunder and Banerjee, Swapna
(2001)
A VLSI Array Architecture for Realization of DFT, DHT, DCT and DST.
Journal of Signal Processing, 81, .
Abstract
A unified array architecture is described for computation of DFT, DHT, DCT and DST using a modified CORDIC (CoOrdinate Rotation DIgital Computer) arithmetic unit as the basic Processing Element (PE). All these four transforms can be computed by simple rearrangement of input samples. Compared to five other existing architectures, this one has the advantage in speed in terms of latency and throughput. Moreover, the simple local neighborhood interprocessor connections make it convenient for VLSI implementation. The architecture can be extended to compute transformation of longer length by judicially cascading the modules of shorter transformation length which will be suitable for Wafer Scale Integration (WSI). CORDIC is designed using Transmission Gate Logic (TGL) on sea of gates semicustom environment. Simulation results show that this architecture may be a suitable candidate for low power/low voltage applications.
More information
Published date: 2001
Keywords:
Keyword : VLSI, CORDIC, Wavefront array, DFT, DHT, DCT, DST.
Organisations:
Electronic & Software Systems
Identifiers
Local EPrints ID: 263517
URI: http://eprints.soton.ac.uk/id/eprint/263517
PURE UUID: a67fe0c6-ee3c-4140-9c4e-ae15b91f7908
Catalogue record
Date deposited: 19 Feb 2007
Last modified: 14 Mar 2024 07:33
Export record
Contributors
Author:
Koushik Maharatna
Author:
Anindya Sunder Dhar
Author:
Swapna Banerjee
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics