Drain current multiplication in thin pillar vertical MOSFETs due to depletion isolation and charge coupling
Drain current multiplication in thin pillar vertical MOSFETs due to depletion isolation and charge coupling
Drain current multiplication in vertical MOSFETs due to body isolation by the drain depletion region and gate–gate charge coupling is investigated at pillar thicknesses in the range of 200–10 nm. For pillar thickness >120 nm depletion isolation does not occur and hence the body contact is found to be completely effective with no multiplication in drain current, whereas for pillar thicknesses <60 nm depletion isolation occurs for all drain biases and hence the body contact is ineffective. For intermediate pillar thicknesses of 60–120 nm, even though depletion isolation is apparent, the body contact is still effective in improving floating body effects and breakdown. At these intermediate pillar thicknesses, a kink is also observed in the output characteristics due to partial depletion isolation. The charging kink and the breakdown behavior are characterized as a function of pillar thickness, and a transition in the transistor behavior is seen at a pillar thickness of 60 nm. For pillar thickness greater than 60 nm, the voltage at which body charging occurs decreases (and the normalized breakdown current increases) with decreasing pillar thickness, whereas for pillar thickness less than 60 nm, the opposite trend is seen. The relative contributions to the drain current of depletion isolation and the inherent gate–gate charge coupling are quantified. For pillar thickness between 120 and 80 nm, the rise in the drain current is found to be mainly due to depletion isolation, whereas for pillar thicknesses <60 nm, the increase in the drain current is found to be governed by the inherent gate–gate charge coupling.
839-849
Hakim, M.M.A.
e584d902-b647-49eb-85bf-15446c06652a
de Groot, C.H.
92cd2e02-fcc4-43da-8816-c86f966be90c
Hall, S.
a11a8f8b-d6fb-47a7-82b1-1f76d2f170dc
Ashburn, Peter
68cef6b7-205b-47aa-9efb-f1f09f5c1038
September 2016
Hakim, M.M.A.
e584d902-b647-49eb-85bf-15446c06652a
de Groot, C.H.
92cd2e02-fcc4-43da-8816-c86f966be90c
Hall, S.
a11a8f8b-d6fb-47a7-82b1-1f76d2f170dc
Ashburn, Peter
68cef6b7-205b-47aa-9efb-f1f09f5c1038
Hakim, M.M.A., de Groot, C.H., Hall, S. and Ashburn, Peter
(2016)
Drain current multiplication in thin pillar vertical MOSFETs due to depletion isolation and charge coupling.
Journal of Computational Electronics, 15 (3), .
(doi:10.1007/s10825-016-0853-y).
Abstract
Drain current multiplication in vertical MOSFETs due to body isolation by the drain depletion region and gate–gate charge coupling is investigated at pillar thicknesses in the range of 200–10 nm. For pillar thickness >120 nm depletion isolation does not occur and hence the body contact is found to be completely effective with no multiplication in drain current, whereas for pillar thicknesses <60 nm depletion isolation occurs for all drain biases and hence the body contact is ineffective. For intermediate pillar thicknesses of 60–120 nm, even though depletion isolation is apparent, the body contact is still effective in improving floating body effects and breakdown. At these intermediate pillar thicknesses, a kink is also observed in the output characteristics due to partial depletion isolation. The charging kink and the breakdown behavior are characterized as a function of pillar thickness, and a transition in the transistor behavior is seen at a pillar thickness of 60 nm. For pillar thickness greater than 60 nm, the voltage at which body charging occurs decreases (and the normalized breakdown current increases) with decreasing pillar thickness, whereas for pillar thickness less than 60 nm, the opposite trend is seen. The relative contributions to the drain current of depletion isolation and the inherent gate–gate charge coupling are quantified. For pillar thickness between 120 and 80 nm, the rise in the drain current is found to be mainly due to depletion isolation, whereas for pillar thicknesses <60 nm, the increase in the drain current is found to be governed by the inherent gate–gate charge coupling.
Text
JCEL-D-16-00029.pdf
- Accepted Manuscript
More information
Accepted/In Press date: 20 June 2016
e-pub ahead of print date: 22 June 2016
Published date: September 2016
Organisations:
Nanoelectronics and Nanotechnology
Identifiers
Local EPrints ID: 403184
URI: http://eprints.soton.ac.uk/id/eprint/403184
ISSN: 1569-8025
PURE UUID: 014323f2-0f94-493c-b238-52e035686820
Catalogue record
Date deposited: 28 Nov 2016 14:24
Last modified: 16 Mar 2024 03:23
Export record
Altmetrics
Contributors
Author:
M.M.A. Hakim
Author:
S. Hall
Download statistics
Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.
View more statistics