The University of Southampton
University of Southampton Institutional Repository

An improved instruction-level power and energy model for RISC microprocessors

An improved instruction-level power and energy model for RISC microprocessors
An improved instruction-level power and energy model for RISC microprocessors
Recently, the power and energy consumed by a chip has become a primary design constraint for embedded systems and is largely aaffected by software. Because aims vary with the application domain, the best program is sometimes the most power or energy efficient one rather than the fastest. However, there is a gap between software and hardware that makes it hard to predict which code consumes the least power without measurement. Therefore, it is vital to discover which factors can affect a program's power and energy consumption.
In this thesis we present an instruction level model to estimate the power and energy consumed by a program. Firstly, instead of studying the different instructions individually, we cluster instructions into three groups: ALU, load and store. The power is affected by the percentage of each group in the program. Secondly, the power is affected by the instructions per cycle (IPC) of the program since IPC can reflect how fast the processor runs.
There are three advantages of this method, and the first one is conciseness. The reason is that it does not consider the overhead energy as an independent factor or the operand Hamming distance of two consecutive instructions. The second one is accuracy. For example, the errors of our method across different benchmarks with different processors on the development boards are all less than 10%. The last and the most important advantage of this method is that it can apply to different processors, such as OpenRISC processor, ARM11, ARM Cortex-A8, and a dual- core ARM Cortex-A9 processor. We have demonstrated that the previous instruction level power/energy model cannot be extended to superscalar processors and multi-core processors.
University of Southampton
Wang, Wei
21ac58d4-6759-4c3f-8025-63c718c038b0
Wang, Wei
21ac58d4-6759-4c3f-8025-63c718c038b0
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Wang, Wei (2017) An improved instruction-level power and energy model for RISC microprocessors. University of Southampton, Doctoral Thesis, 265pp.

Record type: Thesis (Doctoral)

Abstract

Recently, the power and energy consumed by a chip has become a primary design constraint for embedded systems and is largely aaffected by software. Because aims vary with the application domain, the best program is sometimes the most power or energy efficient one rather than the fastest. However, there is a gap between software and hardware that makes it hard to predict which code consumes the least power without measurement. Therefore, it is vital to discover which factors can affect a program's power and energy consumption.
In this thesis we present an instruction level model to estimate the power and energy consumed by a program. Firstly, instead of studying the different instructions individually, we cluster instructions into three groups: ALU, load and store. The power is affected by the percentage of each group in the program. Secondly, the power is affected by the instructions per cycle (IPC) of the program since IPC can reflect how fast the processor runs.
There are three advantages of this method, and the first one is conciseness. The reason is that it does not consider the overhead energy as an independent factor or the operand Hamming distance of two consecutive instructions. The second one is accuracy. For example, the errors of our method across different benchmarks with different processors on the development boards are all less than 10%. The last and the most important advantage of this method is that it can apply to different processors, such as OpenRISC processor, ARM11, ARM Cortex-A8, and a dual- core ARM Cortex-A9 processor. We have demonstrated that the previous instruction level power/energy model cannot be extended to superscalar processors and multi-core processors.

Text
Final Thesis - Version of Record
Available under License University of Southampton Thesis Licence.
Download (18MB)

More information

Published date: March 2017
Organisations: University of Southampton, Electronics & Computer Science

Identifiers

Local EPrints ID: 410308
URI: http://eprints.soton.ac.uk/id/eprint/410308
PURE UUID: c8735577-ac7d-4f5b-ac3f-723150badf43
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 07 Jun 2017 04:01
Last modified: 14 Mar 2019 01:55

Export record

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×