The University of Southampton
University of Southampton Institutional Repository

A cost-efficient delay-fault monitor

A cost-efficient delay-fault monitor
A cost-efficient delay-fault monitor
Delay-fault monitoring sensors are widely used for Dynamic Voltage and Frequency Scaling (DVFS) to compensate for intrinsic Process, Voltage, Temperature and Ageing (PVTA) variations. Such techniques are generally based on monitoring the circuit’s critical paths. This paper presents a new delay-fault monitoring circuit, which is able to monitoring multiple paths simultaneously. The proposed circuitry has been designed and verified in a 32 bit MIPS processor using a 65nm technology. Our results indicate that the use of the proposed sensor for delay monitoring can lead to a significant saving in area and power overheads of two-thirds and one-third, respectively, compared to a canary flip-flop.
IEEE
Sai, Gaole
6fc26dc4-af9d-4409-9de4-7b639846da85
Halak, Basel
8221f839-0dfd-4f81-9865-37def5f79f33
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0
Sai, Gaole
6fc26dc4-af9d-4409-9de4-7b639846da85
Halak, Basel
8221f839-0dfd-4f81-9865-37def5f79f33
Zwolinski, Mark
adfcb8e7-877f-4bd7-9b55-7553b6cb3ea0

Sai, Gaole, Halak, Basel and Zwolinski, Mark (2017) A cost-efficient delay-fault monitor. In IEEE International Symposium on Circuits and Systems: ISCAS 2017. IEEE. 4 pp . (doi:10.1109/ISCAS.2017.8050830).

Record type: Conference or Workshop Item (Paper)

Abstract

Delay-fault monitoring sensors are widely used for Dynamic Voltage and Frequency Scaling (DVFS) to compensate for intrinsic Process, Voltage, Temperature and Ageing (PVTA) variations. Such techniques are generally based on monitoring the circuit’s critical paths. This paper presents a new delay-fault monitoring circuit, which is able to monitoring multiple paths simultaneously. The proposed circuitry has been designed and verified in a 32 bit MIPS processor using a 65nm technology. Our results indicate that the use of the proposed sensor for delay monitoring can lead to a significant saving in area and power overheads of two-thirds and one-third, respectively, compared to a canary flip-flop.

Text
PID4689563 - Accepted Manuscript
Download (1MB)

More information

e-pub ahead of print date: 28 September 2017

Identifiers

Local EPrints ID: 412775
URI: http://eprints.soton.ac.uk/id/eprint/412775
PURE UUID: 9e9a863d-7e4e-4a9a-bee4-dde8f92f20cb
ORCID for Basel Halak: ORCID iD orcid.org/0000-0003-3470-7226
ORCID for Mark Zwolinski: ORCID iD orcid.org/0000-0002-2230-625X

Catalogue record

Date deposited: 01 Aug 2017 16:31
Last modified: 16 Mar 2024 04:07

Export record

Altmetrics

Contributors

Author: Gaole Sai
Author: Basel Halak ORCID iD
Author: Mark Zwolinski ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×