The University of Southampton
University of Southampton Institutional Repository

Dataset for PhD Thesis "Experimental Demonstration of RRAM-based Computational Cells for Reconfigurable Mixed-Signal Neuro-Inspired Circuits and Systems"

Dataset for PhD Thesis "Experimental Demonstration of RRAM-based Computational Cells for Reconfigurable Mixed-Signal Neuro-Inspired Circuits and Systems"
Dataset for PhD Thesis "Experimental Demonstration of RRAM-based Computational Cells for Reconfigurable Mixed-Signal Neuro-Inspired Circuits and Systems"
Dataset for University of Southampton Doctoral Thesis. Title of Thesis: "Experimental Demonstration of RRAM-based Computational Cells for Reconfigurable Mixed-Signal Neuro-Inspired Circuits and Systems"
memristor, wake-up circuit, memory and logic co-location, threshold logic gates, analogue reconfigurable arrays
University of Southampton
Papandroulidakis, Georgios
518ddb08-ebeb-4026-829d-7a3db4fd3275
Prodromakis, Themis
d58c9c10-9d25-4d22-b155-06c8437acfbf
Serb, Alexantrou
30f5ec26-f51d-42b3-85fd-0325a27a792c
Merrett, Geoffrey
89b3a696-41de-44c3-89aa-b0aa29f54020
Papandroulidakis, Georgios
518ddb08-ebeb-4026-829d-7a3db4fd3275
Prodromakis, Themis
d58c9c10-9d25-4d22-b155-06c8437acfbf
Serb, Alexantrou
30f5ec26-f51d-42b3-85fd-0325a27a792c
Merrett, Geoffrey
89b3a696-41de-44c3-89aa-b0aa29f54020

Papandroulidakis, Georgios (2021) Dataset for PhD Thesis "Experimental Demonstration of RRAM-based Computational Cells for Reconfigurable Mixed-Signal Neuro-Inspired Circuits and Systems". University of Southampton doi:10.5258/SOTON/D2031 [Dataset]

Record type: Dataset

Abstract

Dataset for University of Southampton Doctoral Thesis. Title of Thesis: "Experimental Demonstration of RRAM-based Computational Cells for Reconfigurable Mixed-Signal Neuro-Inspired Circuits and Systems"

Archive
Dataset_for_PhD_Thesis.zip - Dataset
Available under License Creative Commons Attribution.
Download (84MB)
Text
Dataset_README_file.txt - Dataset
Available under License Creative Commons Attribution.
Download (4kB)

More information

Published date: 2021
Keywords: memristor, wake-up circuit, memory and logic co-location, threshold logic gates, analogue reconfigurable arrays

Identifiers

Local EPrints ID: 452161
URI: http://eprints.soton.ac.uk/id/eprint/452161
PURE UUID: 97286885-a002-4623-9662-eae421069a3d
ORCID for Georgios Papandroulidakis: ORCID iD orcid.org/0000-0002-9203-2557
ORCID for Themis Prodromakis: ORCID iD orcid.org/0000-0002-6267-6909
ORCID for Geoffrey Merrett: ORCID iD orcid.org/0000-0003-4980-3894

Catalogue record

Date deposited: 26 Nov 2021 17:30
Last modified: 16 Dec 2021 02:49

Export record

Altmetrics

Contributors

Creator: Georgios Papandroulidakis ORCID iD
Research team head: Themis Prodromakis ORCID iD
Research team head: Alexantrou Serb
Research team head: Geoffrey Merrett ORCID iD

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×