The University of Southampton
University of Southampton Institutional Repository

Fabrication and characterisation of p-MOSFETs with a strained SiGe channel

Fabrication and characterisation of p-MOSFETs with a strained SiGe channel
Fabrication and characterisation of p-MOSFETs with a strained SiGe channel

Strained SiGe heterostructures possess transport properties superior to Si. Their integration in the channel of MOSFETs can lead to an enhanced speed performance and is therefore an alternative to the scaling of the channel length.

This thesis reports on the fabrication and characterization of p-MOSFETs with a strained SiGe channel. As both design and material properties determine the performance of MOSFETs, the mobility in the SiGe heterostructure must be seen in context with the MOSFET design. SiGe heterostructures fabricated by molecular beam (MBE) and solid phase (SPE) epitaxial growth have been successfully integrated in the channel of p-MOSFETs.

A manufacturable SiGe CMOS process based on SPE has been demonstrated. A slightly enhanced oxidation rate and an increased interface state density have been observed for Si oxidized after Ge+ implantation. The low performance of the SiGe p-MOSFETs is explained by the scattering and-trapping of carriers at the degraded interface. This suggests that changing the annealing conditions could improve the SiGe p-MOSFETs.

Devices have been fabricated on a locally grown MBE layer. A considerable mobility enhancement over Si references has been shown for devices with a SiGe layer grown by MBE - more than or nearly a factor of two for devices with an LTO or thermal gate oxide, respectively. The devices fabricated on pillars display considerably better transport properties than the devices not fabricated on pillars. Altering the standard cleaning procedures has enabled us to achieve the required process control of one nanometer. Otherwise, the carriers would not be confined in the buried SiGe channel and would not profit from its enhanced transport properties. Low source and drain resistances have been obtained for SiGe p-MOSFETs subject to a maximum processing temperature of 800° C.

University of Southampton
Straube, Urs Norman
27dd94e1-e0af-4f39-aacb-5495b83f4718
Straube, Urs Norman
27dd94e1-e0af-4f39-aacb-5495b83f4718

Straube, Urs Norman (2002) Fabrication and characterisation of p-MOSFETs with a strained SiGe channel. University of Southampton, Doctoral Thesis.

Record type: Thesis (Doctoral)

Abstract

Strained SiGe heterostructures possess transport properties superior to Si. Their integration in the channel of MOSFETs can lead to an enhanced speed performance and is therefore an alternative to the scaling of the channel length.

This thesis reports on the fabrication and characterization of p-MOSFETs with a strained SiGe channel. As both design and material properties determine the performance of MOSFETs, the mobility in the SiGe heterostructure must be seen in context with the MOSFET design. SiGe heterostructures fabricated by molecular beam (MBE) and solid phase (SPE) epitaxial growth have been successfully integrated in the channel of p-MOSFETs.

A manufacturable SiGe CMOS process based on SPE has been demonstrated. A slightly enhanced oxidation rate and an increased interface state density have been observed for Si oxidized after Ge+ implantation. The low performance of the SiGe p-MOSFETs is explained by the scattering and-trapping of carriers at the degraded interface. This suggests that changing the annealing conditions could improve the SiGe p-MOSFETs.

Devices have been fabricated on a locally grown MBE layer. A considerable mobility enhancement over Si references has been shown for devices with a SiGe layer grown by MBE - more than or nearly a factor of two for devices with an LTO or thermal gate oxide, respectively. The devices fabricated on pillars display considerably better transport properties than the devices not fabricated on pillars. Altering the standard cleaning procedures has enabled us to achieve the required process control of one nanometer. Otherwise, the carriers would not be confined in the buried SiGe channel and would not profit from its enhanced transport properties. Low source and drain resistances have been obtained for SiGe p-MOSFETs subject to a maximum processing temperature of 800° C.

Text
885779.pdf - Version of Record
Available under License University of Southampton Thesis Licence.
Download (39MB)

More information

Published date: 2002

Identifiers

Local EPrints ID: 464861
URI: http://eprints.soton.ac.uk/id/eprint/464861
PURE UUID: 6dd1cb52-09f4-40ad-a14f-2312f167b547

Catalogue record

Date deposited: 05 Jul 2022 00:06
Last modified: 16 Mar 2024 19:47

Export record

Contributors

Author: Urs Norman Straube

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×