The University of Southampton
University of Southampton Institutional Repository

Fabrication of vertical MOSFETs with reduced parasitics and incorporating a dielectric pocket

Fabrication of vertical MOSFETs with reduced parasitics and incorporating a dielectric pocket
Fabrication of vertical MOSFETs with reduced parasitics and incorporating a dielectric pocket

Single, double and surround gate FILOX vertical nMOSFETs with reduced gate overlap capacitance have been fabricated.  In these devices, a 40 nm thick FILOX oxide covers the horizontal silicon area, while the vertical sidewalls of the active pillar only contain the 3.3 nm thick gate oxide.  Single and double gate transistors have been successfully fabricated and characterized.  The threshold voltage roll-off of surround gate vertical MOSFETs with channel length ranging between 90 nm and 140 nm has been investigated, showing that the FILOX process must be carefully tuned in order to minimize the short channel effects.  The transfer characteristics of long channel FILOX vertical MOSFETs in drain on top and drain on bottom measurement configurations are found to be symmetric in on-state operation.  On the other hand, the off-state drain leakage currents of the devices are found to be asymmetric when the source and the drain are interchanged, with gate induced drain leakage (GIDL) being higher in the drain on bottom configuration and body leakage being higher in the drain on top configuration.

Surround gate vertical nMOSFETs with shallow drain junctions and dielectric pockets have been fabricated using a novel approach.  This process is fully compatible with conventional planar CMOS technology, does not require epitaxial growth and allows sub-100 nm vertical MOSFETs with shallow drain junctions to be fabricated without requiring advanced photolithography.  Dielectric pocket vertical nMOSFETs with channel length down to 70 nm have been produced and display good electrical characteristics.  The drain of the devices is connected to the channel by a polysilicon spacer with a minimum thickness of about 20 nm.

University of Southampton
Gili, Enrico
9209e6bb-ec98-4fff-8a71-0b42a48257af
Gili, Enrico
9209e6bb-ec98-4fff-8a71-0b42a48257af

Gili, Enrico (2006) Fabrication of vertical MOSFETs with reduced parasitics and incorporating a dielectric pocket. University of Southampton, Doctoral Thesis.

Record type: Thesis (Doctoral)

Abstract

Single, double and surround gate FILOX vertical nMOSFETs with reduced gate overlap capacitance have been fabricated.  In these devices, a 40 nm thick FILOX oxide covers the horizontal silicon area, while the vertical sidewalls of the active pillar only contain the 3.3 nm thick gate oxide.  Single and double gate transistors have been successfully fabricated and characterized.  The threshold voltage roll-off of surround gate vertical MOSFETs with channel length ranging between 90 nm and 140 nm has been investigated, showing that the FILOX process must be carefully tuned in order to minimize the short channel effects.  The transfer characteristics of long channel FILOX vertical MOSFETs in drain on top and drain on bottom measurement configurations are found to be symmetric in on-state operation.  On the other hand, the off-state drain leakage currents of the devices are found to be asymmetric when the source and the drain are interchanged, with gate induced drain leakage (GIDL) being higher in the drain on bottom configuration and body leakage being higher in the drain on top configuration.

Surround gate vertical nMOSFETs with shallow drain junctions and dielectric pockets have been fabricated using a novel approach.  This process is fully compatible with conventional planar CMOS technology, does not require epitaxial growth and allows sub-100 nm vertical MOSFETs with shallow drain junctions to be fabricated without requiring advanced photolithography.  Dielectric pocket vertical nMOSFETs with channel length down to 70 nm have been produced and display good electrical characteristics.  The drain of the devices is connected to the channel by a polysilicon spacer with a minimum thickness of about 20 nm.

Text
1031215.pdf - Version of Record
Available under License University of Southampton Thesis Licence.
Download (7MB)

More information

Published date: 2006

Identifiers

Local EPrints ID: 466042
URI: http://eprints.soton.ac.uk/id/eprint/466042
PURE UUID: 1920cbdd-2969-4c8e-9b81-e5589c85b3e1

Catalogue record

Date deposited: 05 Jul 2022 04:06
Last modified: 16 Mar 2024 20:29

Export record

Contributors

Author: Enrico Gili

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×