The University of Southampton
University of Southampton Institutional Repository

Loss comparison of 2 and 3-level inverter topologies

Loss comparison of 2 and 3-level inverter topologies
Loss comparison of 2 and 3-level inverter topologies
This paper investigates semiconductor and DC-link capacitor losses in two two-level and two three-level voltage source inverters. The components of the four inverters are selected to have appropriate voltage and current ratings. Analytical expressions for semiconductor losses are reviewed and expressions for DC link capacitor losses are derived for all topologies. Three-level inverters are found to have lower semiconductor losses, but higher DC-link capacitor losses. Overall, the three-level Neutral-Point-Clamped inverter proved to be the most efficient topology.
Orfanoudakis, G.
0a2b8ccf-ea4c-4f88-b823-0839030638b7
Sharkh, S.
c8445516-dafe-41c2-b7e8-c21e295e56b9
Abu-Sara, M.
cde8e173-f938-4210-8b9d-d1bf3a9a429a
Yuratich, M.
6107fcaa-e1a8-4afd-b06e-0e3dadf42d3c
Orfanoudakis, G.
0a2b8ccf-ea4c-4f88-b823-0839030638b7
Sharkh, S.
c8445516-dafe-41c2-b7e8-c21e295e56b9
Abu-Sara, M.
cde8e173-f938-4210-8b9d-d1bf3a9a429a
Yuratich, M.
6107fcaa-e1a8-4afd-b06e-0e3dadf42d3c

Orfanoudakis, G., Sharkh, S., Abu-Sara, M. and Yuratich, M. (2010) Loss comparison of 2 and 3-level inverter topologies. 5th IET International Conference on Power Electronics, Machines and Drives (PEMD), Brighton, UK. 19 - 21 Apr 2010. 6 pp .

Record type: Conference or Workshop Item (Paper)

Abstract

This paper investigates semiconductor and DC-link capacitor losses in two two-level and two three-level voltage source inverters. The components of the four inverters are selected to have appropriate voltage and current ratings. Analytical expressions for semiconductor losses are reviewed and expressions for DC link capacitor losses are derived for all topologies. Three-level inverters are found to have lower semiconductor losses, but higher DC-link capacitor losses. Overall, the three-level Neutral-Point-Clamped inverter proved to be the most efficient topology.

Text
LOSS_COMPARISON_OF_TWO_AND_THREE-LEVEL_INVERTER_TOPOLOGIES.pdf - Other
Download (132kB)

More information

Published date: April 2010
Venue - Dates: 5th IET International Conference on Power Electronics, Machines and Drives (PEMD), Brighton, UK, 2010-04-19 - 2010-04-21

Identifiers

Local EPrints ID: 73529
URI: http://eprints.soton.ac.uk/id/eprint/73529
PURE UUID: 047b7ca8-8478-40b9-8c4b-e957f0b4c816
ORCID for S. Sharkh: ORCID iD orcid.org/0000-0001-7335-8503

Catalogue record

Date deposited: 16 Mar 2010
Last modified: 14 Mar 2024 02:38

Export record

Contributors

Author: G. Orfanoudakis
Author: S. Sharkh ORCID iD
Author: M. Abu-Sara
Author: M. Yuratich

Download statistics

Downloads from ePrints over the past year. Other digital versions may also be available to download e.g. from the publisher's website.

View more statistics

Atom RSS 1.0 RSS 2.0

Contact ePrints Soton: eprints@soton.ac.uk

ePrints Soton supports OAI 2.0 with a base URL of http://eprints.soton.ac.uk/cgi/oai2

This repository has been built using EPrints software, developed at the University of Southampton, but available to everyone to use.

We use cookies to ensure that we give you the best experience on our website. If you continue without changing your settings, we will assume that you are happy to receive cookies on the University of Southampton website.

×